Capabilities Overview
A concise overview of ChipLAB's ASIC design services, process nodes supported, toolchain, and engagement model. Share with your hardware team.
Downloads & Documents
Resources
Company overviews, academy curriculum, application forms, and technical reference guides — everything you need to take the next step.
Resource Overview
- Company Docs
- 4
- Academy Downloads
- 4
- Technical Guides
- 2
- Free to Access
- 8
For Companies
Company Resources
Technical documents, intake forms, and NDA templates to kick off your ASIC project with confidence.
Project Intake Form
Describe your chip requirements, constraints, timeline, and project stage. Submit directly or use as a starting point for your first conversation with us.
Mutual NDA Template
A standard bilateral NDA for use before sharing confidential design specifications, IP, or business details. Review with your legal team before signing.
IP Catalog
Descriptions, performance data, and integration requirements for ChipLAB's available IP blocks — SerDes PHY, PCIe Gen 5, PLL, and memory controllers.
For Talent
Design Academy Resources
Everything you need to research, apply, and prepare for the 24-week Design Academy program.
Program Brochure
Overview of the ChipLAB Design Academy — curriculum structure, tools covered, project outcomes, schedule formats, and tuition information.
Full Curriculum Outline
24-week week-by-week syllabus — topics, learning objectives, hands-on projects, and tool sessions for every module in the program.
Application Form
Ready to apply to the next cohort? Download the application form, complete it, and submit via the contact form or email careers@chiplab.net.
Prerequisite Checklist
A self-assessment guide to help prospective students verify they have the foundational knowledge needed before starting the program.
Technical
Technical Reference
Methodology guides and PDK references available to qualified clients and partners upon request.
Supported PDK & Process Nodes
Reference guide to the process design kits (PDKs) and foundry nodes currently supported by ChipLAB — from 180nm mature nodes to advanced 3nm FinFET.
Verification Methodology Guide
ChipLAB's internal UVM-based verification methodology — testbench architecture, coverage strategy, regression infrastructure, and regression closure criteria.
Need Something Specific?
Can't Find What You're Looking For?
Reach out directly and our team will make sure you get everything you need to move forward.